# RAMTRON

# FM31T372/374/376/378-G

# System Supervisor & Temperature Compensated RTC with Embedded Crystal

#### **Features**

# **High Integration Device Replaces Multiple Parts**

- Real-time Clock (RTC)
  - o Embedded 32.768kHz Crystal
  - Temperature Compensated
- Serial Nonvolatile FRAM Memory
  - Unlimited Endurance
  - o 10 year Data Retention
- 32.768kHz Clock Output
- Low-V<sub>DD</sub> Detection Drives Reset
- Watchdog Timer
- Early Power-Fail Warning/NMI
- Two 16-bit Event Counters with Event Driven Interrupt Output
- Serial Number with Write-lock for Security

#### Ferroelectric Nonvolatile RAM

- 4Kb, 16Kb, 64Kb, and 256Kb versions
- Unlimited Read/Write Endurance
- 10 year Data Retention
- NoDelay<sup>TM</sup> Writes

#### Real-time Clock/Calendar

- Temp-Compensated Using On-Chip Sensor
  - $\circ$  ± 5 ppm over -40C to +85C
- Backup Current under 1 µA
- Seconds through Centuries in BCD format

# • Tracks Leap Years through 2099

- Uses Internal 32.768 kHz Crystal
- Compensates for Crystal Ageing
- Supports Battery or Capacitor Backup

## **Processor Companion**

- 32.768kHz Clock Output
- Active-low Reset Output for V<sub>DD</sub> and Watchdog
- Programmable V<sub>DD</sub> Reset Trip Point
- Manual Reset Filtered and Debounced
- Programmable Watchdog Timer
- Dual Battery-backed Event Counter Tracks System Intrusions or other Events
- Event Counter Driven Interrupt Output
- Comparator for Early Power-Fail Interrupt
- 64-bit Programmable Serial Number with Lock

## **Fast Two-wire Serial Interface**

- Up to 1 MHz Maximum Bus Frequency
- Supports Legacy Timing for 100 kHz & 400 kHz
- Device Select Pins for up to 4 Memory Devices
- RTC, Supervisor Controlled via 2-wire Interface

# **Easy to Use Configurations**

- Operates from 2.7 to 5.5V
- Small Footprint 14-pin "Green" SOIC (-G)
- Low Operating Current
- -40°C to +85°C Operation

# **Description**

The FM31T37x is a family of integrated devices that includes the most commonly needed functions for processor-based systems. Major features include nonvolatile F-RAM memory available in various sizes, temperature-compensated real-time clock with embedded crystal, 32.768kHz clock output, low-VDD reset, watchdog timer, battery backed event counter, event driven interrupt output, lockable 64-bit serial number area, general purpose comparator that can be used for an early power-fail (NMI) interrupt or other purpose, and 2-wire serial interface to a host microcontroller. The family operates from 2.7 to 5.5V.

The real-time clock (RTC) provides time and date information in BCD format. It can be permanently powered from external backup voltage source, either a battery or a capacitor. The timekeeper uses an internal 32.768 kHz crystal which is factory-calibrated for excellent timekeeping accuracy over

the industrial temperature range. The user may configure the device to use the AC mains frequency to operate the RTC, which is designed to automatically switch to the internal time base under a power loss condition.

The FM31T37x devices integrate 4Kb/16Kb/64Kb and 256Kb of F-RAM memory. F-RAM offers superior write speed and unlimited endurance. This allows the memory to provide system data collection and as read/write RAM storage. This memory is truly nonvolatile rather than battery-backed.

**Ramtron International Corporation** 

1850 Ramtron Drive, Colorado Springs, CO 80921 (800) 545-FRAM, (719) 481-7000 www.ramtron.com


The processor companion includes commonly needed CPU support functions. Supervisory functions include a reset output signal controlled by either a low VDD condition or a watchdog timeout. /RST goes active when VDD drops below a programmable threshold and remains active for 100 ms after VDD rises above the trip point. A programmable watchdog timer runs from 100 ms to 3 seconds. The watchdog timer is optional, but if enabled it will assert the reset signal for 100 ms if not restarted by the host before the timeout. A flag-bit indicates the source of the reset

A general-purpose comparator compares an external input pin to the onboard 1.2V reference. This is useful for generating a power-fail interrupt (NMI) but can be used for any purpose. The family also includes a programmable 64-bit serial number that can be locked making it unalterable. Additionally it offers a dual battery-backed event counter that tracks the number of rising or falling edges detected on dedicated input pins.

# MCU System Supervisor, Temperature Compensated RTC w/ Xtal, F-RAM

**System Block Diagram** 

# **Pin Configuration**



Pin Name	Function
CNT1, CNT2	Event Counter Inputs
A0, A1	Device Select inputs
CAL/PFO	Clock Calibration and Early
	Power-Fail Output
/RST	Reset Input/Output
VSS	Ground
VBAK	Battery-Backup Supply
PFI	Early Power-fail Input
/INT	Event Counter Driven Interrupt
	Output
FOUT	32.768kHz Clock Output
SDA	Serial Data
SCL	Serial Clock
VDD	Supply Voltage

Ordering Inform	Ordering Information										
Base Configuration	Memory Size	Operating Voltage	Reset Threshold	Ordering Part Number							
FM31T378	256Kb	2.7-5.5V	2.6V, 2.9, 3.9, 4.4V	FM31T378-G							
FM31T376	64Kb	2.7-5.5V	2.6V, 2.9, 3.9, 4.4V	FM31T376-G							
FM31T374	16Kb	2.7-5.5V	2.6V, 2.9, 3.9, 4.4V	FM31T374-G							
FM31T372	4Kb	2.7-5.5V	2.6V, 2.9, 3.9, 4.4V	FM31T372-G							

FM31T372/374/376/378-G




Figure 1. Block Diagram

# **Pin Descriptions**

Pin Name	Type	Pin Description
A0, A1	Input	Device select inputs are used to address multiple memories on a serial bus. To select the device the address value on the two pins must match the corresponding bits contained in the device address. The device select pins are pulled down internally.
CNT1, CNT2	Input	Event Counter Inputs: These battery-backed inputs increment counters when an edge is detected on the corresponding CNT pin. The polarity is programmable. These pins should not be left floating. Tie to ground if pins are not used.
/INT	Output	Event Counter Driven Interrupt Output. This is a battery backed open drain output. It goes low for 100ms upon changes on either CNT 1 or CNT2 pin. This pin can be left floating if not used.
CAL/PFO	Output	In normal operation, this is the early power-fail output. In CAL mode, it supplies a 512 Hz square-wave output for clock calibration.
FOUT	Output	32.768kHz Clock Output. This is a battery backed open-drain output. This pin can be disabled by setting the FOEN bit to "0".
/RST	I/O	Active low reset output with weak pull-up. Also input for manual reset.
SDA	I/O	Serial Data & Address: This is a bi-directional line for the two-wire interface. It is open-drain and is intended to be wire-OR'd with other devices on the two-wire bus. The input buffer incorporates a Schmitt trigger for noise immunity and the output driver includes slope control for falling edges. A pull-up resistor is required.
SCL	Input	Serial Clock: The serial clock line for the two-wire interface. Data is clocked out of the part on the falling edge, and in on the rising edge. The SCL input also incorporates a Schmitt trigger input for noise immunity.
PFI	Input	Early Power-fail Input: Typically connected to an unregulated power supply to detect an early power failure. This pin should not be left floating.
VBAK	Supply	Backup supply voltage: A 3V battery or a large value capacitor. If $V_{DD}$ <3.6V and no backup supply is used, this pin should be tied to $V_{DD}$ . If $V_{DD}$ >3.6V and no backup supply is used, this pin should be left floating and the VBC bit should be set.
VDD	Supply	Supply Voltage

## Overview

The FM31T37x family combines a serial nonvolatile RAM with a temperature compensated real-time clock with embedded crystal, and a processor companion. The companion is a highly integrated peripheral including a processor supervisor, a comparator used for early power-fail warning, nonvolatile event counters, and a 64-bit serial number. The FM31T37x integrates these complementary but distinct functions that share a common interface in a single package. Although monolithic, the product is organized as two logical devices, the FRAM memory and the Temperature Compensated RTC/companion. From the system perspective they appear to be two separate devices with unique IDs on the serial bus.

The memory is organized as a stand-alone 2-wire nonvolatile memory with a standard device ID value. The real-time clock and supervisor functions are accessed with a separate 2-wire device ID. This allows clock/calendar data to be read while maintaining the most recently used memory address. The clock and supervisor functions are controlled by 21 special function registers. The Temperature Compensated RTC and event counter circuits are maintained by the power source on the VBAK pin, allowing them to operate from battery or backup capacitor power when  $V_{\rm DD}$  drops below an internally set threshold. Each functional block is described below.

# **Memory Operation**

The FM31T37x is a family of products available in different memory sizes including 4Kb, 16Kb, 64Kb, and 256Kb. The family is software compatible, all versions use consistent two-byte addressing for the memory device. This makes the lowest density device different from its stand-alone memory counterparts but makes them compatible within the entire family.

Memory is organized in bytes, for example the 4Kb memory is 512 x 8 and the 256Kb memory is 32,768 x 8. The memory is based on FRAM technology. Therefore it can be treated as RAM and is read or written at the speed of the two-wire bus with no delays for write operations. It also offers effectively unlimited write endurance unlike other nonvolatile memory technologies. The 2-wire interface protocol is described further on page 13.

The memory array can be write-protected by software. Two bits in the processor companion area (WP0, WP1 in register 0Bh) control the protection setting as shown in the following table. Based on the setting, the protected addresses cannot be written and the 2-wire interface will not acknowledge any data to

protected addresses. The special function registers containing these bits are described in detail below.

Write protect addresses	WP1	WP0
None	0	0
Bottom 1/4	0	1
Bottom 1/2	1	0
Full array	1	1

# **Processor Companion**

In addition to nonvolatile RAM, the FM31T37x family incorporates a highly integrated processor companion. It includes a low voltage reset, a programmable watchdog timer, battery-backed event counters with interrupt output, a comparator for early power-fail detection or other purposes, and a 64-bit serial number.

# **Processor Supervisor**

Supervisors provide a host processor two basic functions: detection of power supply fault conditions and a watchdog timer to escape a software lockup condition. All FM31T37x devices have a reset pin (/RST) to drive the processor reset input during power faults (and power-up) and software lockups. It is an open drain output with a weak internal pull-up to  $V_{\text{DD}}$ . This allows other reset sources to be wire-OR'd to the /RST pin. When V<sub>DD</sub> is above the programmed trip point, /RST output is pulled weakly to  $V_{DD}$ . If  $V_{DD}$  drops below the reset trip point voltage level  $(V_{TP})$  the /RST pin will be driven low. It will remain low until V<sub>DD</sub> falls too low for circuit operation which is the V<sub>RST</sub> level. When V<sub>DD</sub> rises again above V<sub>TP</sub>, /RST will continue to drive low for at least 100 ms ( $t_{RPU}$ ) to ensure a robust system reset at a reliable  $V_{DD}$  level. After  $t_{RPII}$  has been met, the /RST pin will return to the weak high state. While /RST is asserted, serial bus activity is locked out even if a transaction occurred as  $V_{DD}$  dropped below  $V_{TP}$ . A memory operation started while  $V_{DD}$  is above  $V_{TP}$ will be completed internally.

Figure 2 below illustrates the reset operation in response to the  $V_{\text{DD}}$  voltage.




Figure 2. Low Voltage Reset

The bits VTP1 and VTP0 control the trip point of the low voltage detect circuit. They are located in register 0Bh, bits 1 and 0.

$\underline{V}_{TP}$	VTP1	VTP0
$2.\overline{6}V$	0 0	
2.9V	0 1	
3.9V	1 0	
4.4V	1 1	

The watchdog timer can also be used to assert the reset signal (/RST). The watchdog is a free running programmable timer. The period can be software programmed from 100 ms to 3 seconds in 100 ms increments via a 5-bit nonvolatile register. All programmed settings are minimum values and vary with temperature according to the operating specifications. The watchdog has two additional controls associated with its operation, a watchdog enable bit (WDE) and timer restart bits (WR). Both the enable bit must be set and the watchdog must timeout in order to drive /RST active. If a reset event occurs, the timer will automatically restart on the rising edge of the reset pulse. If WDE=0, the watchdog timer runs but a watchdog fault will not cause /RST to be asserted low. The WTR flag will be set, indicating a watchdog fault. This setting is useful during software development and the developer does not want /RST to drive. Note that setting the maximum timeout setting (11111b) disables the counter to save power. The second control is a nibble that restarts the timer preventing a reset. The timer should be restarted after changing the timeout value.

The watchdog timeout value is located in register 0Ah, bits 4-0, and the watchdog enable is bit 7. The watchdog is restarted by writing the pattern 1010b to the lower nibble of register 09h. Writing this pattern will also cause the timer to load new timeout values. Writing other patterns to this address will not affect its operation. Note the watchdog timer is free-running. Prior to enabling it, users should restart the timer as described above. This assures that the full timeout period will be set immediately after enabling. The watchdog is disabled when  $V_{DD}$  is below  $V_{TP}$ . The following table summarizes the watchdog bits. A block diagram follows.

Watchdog timeout WDT4-0 0Ah, bits 4-0 Watchdog enable WDE 0Ah, bit 7 Watchdog restart WR3-0 09h, bits 3-0




Figure 3. Watchdog Timer

#### **Manual Reset**

The /RST pin is bi-directional and allows the FM31T37x to filter and de-bounce a manual reset switch. The /RST input detects an external low condition and responds by driving the /RST signal low for 100 ms.




Figure 4. Manual Reset

Note that an internal weak pull-up on /RST eliminates the need for additional external components.

## Reset Flags

In case of a reset condition, a flag will be set to indicate the source of the reset. A low  $V_{DD}$  reset or manual reset is indicated by the POR flag, register 09h bit 6. A watchdog reset is indicated by the WTR flag, register 09h bit 7. Note that the flags are internally set in response to reset sources, but they must be cleared by the user. When the register is read, it is possible that both flags are set if both have occurred since the user last cleared them.

#### **Early Power Fail Comparator**

An early power fail warning can be provided to the processor well before  $V_{DD}$  drops out of spec. The comparator is used to create a power fail interrupt (NMI). This can be accomplished by connecting the PFI pin to the unregulated power supply via a resistor divider. An application circuit is shown below.




Figure 5. Comparator as Early Power-Fail Warning

The voltage on the PFI input pin is compared to an onboard 1.2V reference. When the PFI input voltage drops below this threshold, the comparator will drive the CAL/PFO pin to a low state. The comparator has 100 mV (max) of hysteresis to reduce noise sensitivity, only for a rising PFI signal. For a falling PFI edge, there is no hysteresis.

The comparator is a general purpose device and its application is not limited to the NMI function.

The comparator is not integrated into the special function registers except as it shares its output pin with the CAL output. When the CAL mode is invoked by setting the CAL bit (register 00h, bit 2), the CAL/PFO output pin is driven with a 512 Hz square wave and the comparator will be ignored. Since most users only invoke the CAL mode during production, this should have no impact on system operations using the comparator.

Note: The maximum voltage on the comparator input PFI is limited to 3.75V under normal operating conditions.

# **Event Counter**

The FM31T37x offers the user two battery-backed event counters. Input pins CNT1 and CNT2 are programmable edge detectors. Each clocks a 16-bit counter. When an edge occurs, the counters will increment their respective registers. Counter 1 is located in registers 0Dh and 0Eh, Counter 2 is located in registers 0Fh and 10h. These register values can be read anytime VDD is above VTP, and they will be incremented as long as a valid VBAK power source is provided. To read, set the RC bit register 0Ch bit 3 to 1. This takes a snapshot of all four counter bytes allowing a stable value even if a count occurs during the read. The registers can be written by software allowing the counters to be cleared or initialized by the system. Counts are blocked during a write operation. The two counters can be cascaded to create a single 32-bit counter by setting the CC control bit (register 0Ch). When cascaded, the CNT1 input will cause the counter to increment. CNT2 is not used in this mode.




Figure 6. Event Counter

The control bits for event counting are located in register 0Ch. Counter 1 Polarity is bit C1P, bit 0; Counter 2 Polarity is C2P, bit 1; the Cascade Control is CC, bit 2; and the Read Counter bit is RC bit 3.

The polarity bits must be set prior to setting the counter value(s). If a polarity bit is changed, the counter may inadvertently increment. If the counter pins are not being used, tie them to ground.

# **Event Counter Driven Interrupt Output**

The event counter driven interrupt is a battery backed open drain output. A 100ms active low pulse generated for the host microcontroller upon changes on either CNT1 or CNT2 pins.




Figure 7. Event Counter Driven Interrupt Output

#### **Serial Number**

A memory location to write a 64-bit serial number is provided. It is a writeable nonvolatile memory block that can be locked by the user once the serial number is set. The 8 bytes of data and the lock bit are all accessed via the device ID for the processor companion. Therefore the serial number area is separate and distinct from the memory array. The serial number registers can be written an unlimited number of times, so these locations are general purpose memory. However once the lock bit is set the values cannot be altered and the lock cannot be removed. Once locked the serial number registers can still be read by the system.

The serial number is located in registers 11h to 18h. The lock bit is SNL, register 0Bh bit 7. Setting the SNL bit to a 1 disables writes to the serial number registers, and *the SNL bit cannot be cleared*.

# **Temperature Compensated Real-Time Clock Operation**

The temperature compensated real-time clock is a timekeeping device that can be battery or capacitor backed for permanently-powered operation.

The RTC consists of an oscillator, clock divider, and a register system for user access. It divides down the 32.768 kHz time-base and provides a minimum resolution of seconds (1Hz). Static registers provide the user with read/write access to the time values. It includes registers for seconds, minutes, hours, day-of-the-week, date, months, and years. A block diagram (8) illustrates the RTC function.

The user registers are synchronized with the timekeeper core using R and W bits in register 00h described below. Changing the R bit from 0 to 1 transfers timekeeping information from the core into holding registers that can be read by the user. If a timekeeper update is pending when R is set, then the core will be updated prior to loading the user registers. The registers are frozen and will not be updated again until the R bit is cleared to 0. R is used for reading the time.

Setting the W bit to 1 locks the user registers. Clearing it to 0 causes the values in the user registers to be loaded into the timekeeper core. W is used for writing new time values. Users should be certain not to load invalid values, such as FFh, to the timekeeping registers. Updates to the timekeeping core occur continuously except when locked.

# **Backup Power**

The real-time clock/calendar is intended to be permanently powered. When the primary system power fails, the voltage on the  $V_{DD}$  pin will drop. When  $V_{DD}$  is less 2.5V the RTC (and event counters) will switch to the backup power supply on  $V_{BAK}$ . The clock operates at extremely low current in order to maximize battery or capacitor life. However, an advantage of combining a clock function with FRAM memory is that data is not lost regardless of the backup power source.

When inserting a battery into a system board, higher-than-normal battery drain may occur. It is recommended that your system power-up procedure complies with one of the following:

#### Scenario #1

- a) Apply Vdd to board.
- b) Insert battery. At this point,  $I_{\text{BAK}}$  is zero.
- c) When  $V_{DD}$  is powered down, the  $I_{BAK}$  current will be less than  $1\mu A.$

#### Scenario #2

- a) Insert battery without power to board ( $V_{DD}$  is off). At this point, the  $I_{BAK}$  current may be much higher than the  $1\mu A$  spec limit. An extended period of time (days) in this state could significantly reduce battery life.
- b) Apply  $V_{DD}$  to board.  $I_{BAK}$  goes to zero.
- c) When  $V_{DD}$  is powered down, the  $I_{BAK}$  current will be less than  $1\mu A.$

# **Trickle Charger**

To facilitate capacitor backup the  $V_{BAK}$  pin can optionally provide a trickle charge current. When the VBC bit, register 0Bh bit 2, is set to 1 the  $V_{BAK}$  pin will source approximately  $80\mu A$  until  $V_{BAK}$  reaches  $V_{DD}$  or 3.75V whichever is less. In 3V systems, this charges the capacitor to  $V_{DD}$  without an external diode and resistor charger. There is a Fast Charge mode which is enabled by the FC bit (register 0Bh, bit 5). In this mode the trickle charger current is set to approximately 1 mA, allowing a large backup capacitor to charge more quickly.

In the case where no battery is used, the  $V_{BAK}$  pin should be tied according to the following conditions:

• For 5V systems, attach a 1  $\mu$ F capacitor to  $V_{BAK}$  and turn the trickle charger on. The  $V_{BAK}$  pin will charge to the internal backup voltage which regulates itself to about 3.6V.  $V_{BAK}$  should not be tied to 5V since the  $V_{BAK}$  (max) specification will be exceeded. A 1  $\mu$ F capacitor will keep the companion functions working for about 1.5 second.

Although  $V_{BAK}$  may be connected to  $V_{SS}$ , this is not recommended if the companion is used. None of the companion functions will operate below about 2.5V.

 ${\mathfrak V}$  Note: systems using lithium batteries should clear the VBC bit to 0 to prevent battery charging. The  $V_{BAK}$  circuitry includes an internal 1  $K\Omega$  series resistor as a safety element.

#### 32.768 kHz Clock Output

The 32.768-kHz clock (with precision equal to that of the built-in crystal oscillator) can be output via the FOUT pin. This clock can be disabled by setting the FOEN bit "0".




Figure 8. Real-Time Clock Core Block Diagram

# **Register Map**

**Register Map Summary Table** 

The TCXO and processor companion functions are accessed via 25 special function registers mapped to a separate 2-wire device ID. The interface protocol is described below. The registers contain timekeeping data, control bits, or information flags. A description of each register follows the summary table below.

Nonvolatil	le =	Batte	ry-backed	l =						
				Da	ata				7	
Address	D7	D6	D5	D4	D3	D2	D1	D0	Function	Range
18h				al Number E	,				Serial Number 7	FFh
17h				al Number E	,				Serial Number 6	FFh
16h				al Number E	,				Serial Number 5	FFh
15h				al Number E	,				Serial Number 4	FFh
14h				al Number E	,				Serial Number 3	FFh
13h				al Number E	,				Serial Number 2	FFh
12h				al Number E	,				Serial Number 1	FFh
11h				al Number E	,				Serial Number 0	FFh
10h				ounter 2 MS					Event Counter 2 MSB	FFh
0Fh				Counter 2 LS					Event Counter 2 LSB	FFh
0Eh				ounter 1 MS					Event Counter 1 MSB	FFh
0Dh			C	Counter 1 LS					Event Counter 1 LSB	FFh
0Ch					RC	CC	C2P	C1P	Event Count Control	
0Bh	SNL	FOEN	FC	WP1	WP0	VBC	VTP1	VTP0	Companion Control	
0Ah	WDE	-	-	WDT4	WDT3	WDT2	WDT1	WDT0	Watchdog Control	
09h	WTR	POR	LB	-	WR3	WR2	WR1	WR0	Watchdog Restart/Flag	
08h			ears			ye	ars		Years	00-99
07h	0	0	0	10 mo		mo	nths		Month	1-12
06h	0	0		date		da	ate		Date	1-31
05h	0	0	0	0	0		day		Day	1-7
04h	0	0	10 h	ours		ho	urs		Hours	0-23
03h	0		10 minutes			min	utes		Minutes	0-59
02h	0		10 seconds				onds		Seconds	0-59
01h	/OSCEN	CALS	CAL5	CAL4	CAL3	CAL2	CAL1	CAL0	OSC/CAL Control	
00h	reserved	CF	reserved	reserved	reserved	CAL	W	R	RTC Control	

Note: When the device is first powered up and programmed, all registers must be written because the battery-backed register values cannot be guaranteed. The table below shows the default values of the non-volatile registers. All other register values should be treated as unknown.

January 2010 Page 8 of 25

FM31T372/374/376/378-G

# **Default Register Values**

	8-200-
Address	Hex Value
18h	0x00
17h	0x00
16h	0x00
15h	0x00
14h	0x00
13h	0x00
12h	0x00
11h	0x00
0Bh	0x40
0Ah	0x1F
01h	0x80

# **Register Description**

# Address Description

18h	Serial Num	ber Byte 7											
	D7	D6	D5	D4	D3	D2	D1	D0					
	SN.63	SN.62	SN.61	SN.60	SN.59	SN.58	SN.57	SN.56					
				te when SNL=				514.50					
17h	Serial Num				<u> </u>								
	D7	D6	D5	D4	D3	D2	D1	D0					
	SN.55	SN.54	SN.53	SN.52	SN.51	SN.50	SN.49	SN.48					
	Byte 6 of the serial number. Read/write when SNL=0, read-only when SNL=1. Nonvolatile.												
16h	Serial Num					2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2							
	D7	D6	D5	D4	D3	D2	D1	<b>D</b> 0					
	CNI 47	CNI 46	CNI 45	CNI 44	CNI 42	CNI 42	CNI 41	CNI 40					
	SN.47 Byte 5 of the	SN.46 serial number	SN.45 Read/write w	SN.44 hen SNL=0, rea	SN.43	SNI =1 Nonyo	SN.41	SN.40					
15h	Serial Num		Read/Witte Wi	Hell BIVE 0, Tee	id-only when t	JIL 1. IVOIIVO	iatiic.						
1511	D7	D6	D5	D4	D3	D2	D1	D0					
	SN.39	SN.38	SN.37	SN.36	SN.35	SN.34	SN.33	SN.32					
14h	Serial Num		Keau/Write Wi	hen SNL=0, rea	au-omy when S	SINL-1. INONVO	iaille.						
14N	D7	D6	D5	D4	D3	D2	D1	<b>D</b> 0					
	<b>D</b> /	Du	DS		DS		DI	DU					
	SN.31	SN.30	SN.29	SN.28	SN.27	SN.26	SN.25	SN.24					
101	_		Read/write wi	hen SNL=0, rea	ad-only when S	SNL=1. Nonvo	latile.						
13h	Serial Num	•	D.5	D4	D2	D2	D1						
	D7	D6	D5	D4	D3	D2	D1	D0					
	SN.23	SN.22	SN.21	SN.20	SN.19	SN.18	SN.17	SN.16					
			Read/write wl	hen SNL=0, rea	ad-only when S	SNL=1. Nonvo	latile.						
12h	Serial Num	•	r	1	r	1	1	1					
	D7	D6	D5	D4	D3	D2	D1	D0					
	SN.15	SN.14	SN.13	SN.12	SN.11	SN.10	SN.9	SN.8					
	Byte 1 of the	serial number.	Read/write wl	hen SNL=0, rea	ad-only when S	SNL=1. Nonvo	latile.						
11h	Serial Num	ber Byte 0											
	D7	D6	D5	D4	D3	D2	D1	<b>D</b> 0					
	SN.7	SN.6	SN.5	SN.4	SN.3	SN.2	SN.1	SN.0					
	LSB of the se	erial number. R	lead/write whe	n SNL=0, read	only when SN	L=1. Nonvola	tile.	•					
10h	Counter 2	MSB											
	<b>D7</b>	D6	D5	D4	D3	D2	D1	<b>D</b> 0					
	C2.15	C2.14	C2.13	C2.12	C2.11	C2.10	C2.9	C2.8					
				rflows from Co				02.0					
0Fh	Counter 2												
	D7	D6	D5	D4	D3	D2	D1	<b>D</b> 0					
	C2.7	C2.6	C2.5	C2.4	C2.3	C2.2	C2.1	C2.0					
				rammed edge e									
		Battery-backed				<b>F</b>							
0Eh	Counter 1		-										
	D7	D6	D5	D4	D3	D2	D1	<b>D</b> 0					
	C1.15	C1.14	C1.13	C1.12	C1.11	C1.10	C1.9	C1.8					
				rflows from Co				C1.6					
0Dh	Counter 1		011 0 701		1 200.1	sally cached,	,						
J == 11	D7	D6	D5	D4	D3	D2	D1	D0					
	C1.7	C1.6	C1.5	C1.4 rammed edge e	C1.3	input Battery	C1.1	C1.0					
	Event Counte	a i lod. Ilicie	ments on prog	rannincu euge e	veni on CN11	mput. Dattery.	-vackeu, ieau/V	VIIIC.					

0Ch	<b>Event Co</b>	unter Conti	ol										
	D7	D6	D5	D4	D	)3	D2		D1	D0			
	_	-	_	_	R	.C	CC		C2P	C1P			
RC				a snapshot of the RC bit will be				ving the	system to	read the			
CC								g to the e	edge nrogi	rammed by			
CC	Counter Cascade. When CC=0, the event counters operate independently according to the edge programmed by C1P and C2P respectively. When CC=1, the counters are cascaded to create one 32-bit counter. The registers of												
	Counter 2 1	Counter 2 represent the most significant 16-bits of the counter and CNT1 is the controlling input. Bit C2P is											
		"don't care" when CC=1. Battery-backed, read/write.  CNT2 detects falling edges when C2P = 0, rising edges when C2P = 1. C2P is "don't care" when CC=1. The value											
C2P	CNT2 dete	cts falling edg	ges when C2P =	0, rising edges	when C	C2P = 1	. C2P is "doi	n't care''	when CC	=1. The value			
C1P	CNT1 dete	ounter 2 may	res when C1P =	ncrement if C2P 0, rising edges	when C	gea. Ba	The value of	i, read/w	Counter 1	may			
CII				ed. Battery-bacl				or Event	Counter	may			
0Bh		on Control		· · · · · · · · · · · · · · · · · · ·	,								
V211	D7	D6	D5	D4	D	)3	D2		D1	D0			
	SNL	FOEN	FC	WP1	W/	Р0	VBC		VTP1	VTP0			
SNL				es registers 11h									
	cleared one	ce set to 1. N	Jonvolatile, rea	d/write.			_	-	-				
FOEN	32.768kHz	Frequency O	utput Enable. D	Default is 1 = "C	n". Out	put turn	ed off when	set to 0	•				
FC				BC=1) causes a				ent to be	supplied of	on $V_{BAK}$ .			
WD1 0				current. Nonvo				4.1	1/ '4				
WP1-0	write Prote	ect. These bits	control the wri	ite protection of	the mei	mory ar	ray. Nonvoi	atiie, rea	id/write.				
	7	Write protect	addresses	WP1 WP0									
		None	addresses	0 0									
		Bottom 1/4		0 1									
		Bottom 1/2		1 0									
		Full array		1 1									
VBC	VBAK Cha	arger Control.	Setting VBC to	o 1 causes a 15	μΑ trick	le char	ge current to	be supp	olied on V	BAK.			
				urrent. Nonvola									
VTP1-0	VTP select	. These bits co	ontrol the reset	trip point for the	e low V	DD res	et function. I	Nonvola	tile, read/v	write.			
	7	/TP	VTP1 V	ГР0									
	_	2.6V	0 0	<u>110</u>									
		2.9V	0 1										
		3.9V	1 0										
		1.4V	1 1										
0Ah		g Control											
	D7	D6	D5	D4	D	)3	D2		D1	D0			
	WDE	-	-	WDT4	WI	OT3	WDT2	,	WDT1	WDT0			
WDE				tchdog timer fa									
				, however the V									
	is free-runr	ning, users sho	ould restart the	timer using WR	3-0 prio	or to set	ting WDE=1	l. This as	ssures a fu	ıll watchdog			
WDT4-0			Nonvolatile, rea	num watchdog t	imeout i	interval	with 100 m	e recolut	ion New	watchdog			
WD14-0				estarted by writing									
	timicouto un	o roudou virio		Surred of William		0100 pt		0.110					
	7	Watchdog tir	neout	WDT4 W	/DT3 V	WDT2	WDT1 W	DT0					
	I	nvalid – defa	ault 100 ms	0	0	0	0	0					
	1	.00 ms		0	0	0	0	1					
					Λ	0	1	Λ					
		200 ms		0	0		_	0					
		200 ms 300 ms		0 0	0	0	1	1					
							_						
	3	300 ms		0	0	0	1	1					
	2	300 ms : :2000 ms		0	0	0	0	0					
	2 2 2	300 ms : : : : : : : : : : : : : : : : : : :		0	0	0	1	1					
	2 2 2	300 ms : :2000 ms		0 1 1	0 0 0	0 1 1	0 0	1 0 1					

Rev. 0.1 January 2010 Page 11 of 24

	1 2	/()//() 122 C		1	1 1	/\ I							
		2900 ms 3000 ms		1 1	1 1	$\begin{array}{ccc} 0 & 1 \\ 1 & 0 \end{array}$							
			t a.m	1									
0.03	-	Disable coun		1	1 1	1 1							
09h		g Restart &											
	D7	D6	D5	D4	D3	D2	D1	D0					
	WTR	POR	LB	-	WR3	WR2	WR1	WR0					
WTR				atchdog timer fa									
	by the user	. Note that bot	th WTR and PC	OR could be set	if both reset so	urces have occu	irred since the	flags were					
	cleared by the user. Battery-backed. Read/Write (internally set, user can clear bit).  Power-on Reset Flag: When the /RST pin is activated by either $V_{DD} \le V_{TP}$ or a manual reset, the POR bit will be												
POR		Power-on Reset Flag: When the /RST pin is activated by either $V_{DD} \le V_{TP}$ or a manual reset, the POR bit will be											
	set to 1. It must be cleared by the user. Note that both WTR and POR could be set if both reset sources occurred since the flags were cleared by the user. Battery-backed. Read/Write (internally set, user car												
LB													
LD	Low Backup Flag: On power up, if the VBAK source is below the minimum voltage to operate the RTC counters, this bit will be set to 1. The user should clear it to 0 when initializing the system. Battery-backup Battery-backup and the system of the system.												
			et, user can clea										
WR3-0	Watchdog	Restart: Writi	ng a pattern 10	010b to WR3-0	restarts the wa	tchdog timer. T	he upper nibb	le contents d					
				attern other than									
	users to cle	ear the WTR, I	POR, and LB fl	ags without affe	ecting the watch	ndog timer. Bat	tery-backed, W	rite-only.					
08h	Timeleer	ing Voor	•										
UOII	D7	oing – Years D6	D5	D4	D3	D2	D1	D0					
	D/	Do	DS	D4	DS	D2	DI	DU					
	10 year.3	10 year.2	10 year.1	10 year.0	Year.3	Year.2	Year.1	Year.0					
				ne year. Lower r									
			s. Each nibble o	operates from 0	to 9. The range	for the register	is 0-99. Batter	y-backed,					
07h	read/write.		ha.										
)/II	D7	oing – Mont D6	D5	D4	D2	D2	D1	DO					
	<i>D1</i>	100	טט	D4	D3	D2	וע	D0					
	0	0	0	10 Month	Month.3	Month.2	Month.1	Month.0					
	Contains th	ne BCD digits	for the month.	Lower nibble co	ontains the low	er digit and ope	rates from 0 to						
	Contains the	ne BCD digits bit) contains	for the month. the upper digit		ontains the low	er digit and ope	rates from 0 to						
06h	Contains the nibble (one Battery-back)	ne BCD digits bit) contains cked, read/wri	for the month. the upper digit te.	Lower nibble co	ontains the low	er digit and ope	rates from 0 to						
06h	Contains the nibble (one Battery-back Timekeer	ne BCD digits e bit) contains cked, read/wri ping – Date	for the month. the upper digit te.  of the month	Lower nibble co and operates fro	ontains the lower om 0 to 1. The i	er digit and ope range for the re	rates from 0 to gister is 1-12.	9; upper					
0 <b>6h</b>	Contains the nibble (one Battery-back Timekeep D7	ne BCD digits bit) contains cked, read/wri bing – Date o	for the month. the upper digit te.  of the month D5	Lower nibble co and operates fro	ontains the lower om 0 to 1. The 1	er digit and operange for the re	rates from 0 to gister is 1-12.	9; upper <b>D0</b>					
06h	Contains the nibble (one Battery-bace Timekeep D7	ne BCD digits bit) contains cked, read/wri bing – Date o  0	for the month. the upper digit te. of the month D5 10 date.1	Lower nibble co and operates fro D4	Date 3	er digit and operange for the re  D2  Date 2	rates from 0 to gister is 1-12.  D1  Date.1	9; upper  D0  Date.0					
06h	Contains the nibble (one Battery-bace Timekeep D7	ne BCD digits bit) contains cked, read/wri ping – Date of 0 ne BCD digits	for the month. the upper digit te. of the month D5 10 date.1 for the date of	Lower nibble co and operates fro D4 10 date.0 the month. Low	Date.3	Date 2	rates from 0 to gister is 1-12.  D1  Date.1 git and operate	9; upper  D0  Date.0  es from 0 to 9					
06h	Contains the nibble (one Battery-back Timekeep D7  O Contains the upper nibble contains the uppe	ne BCD digits bit) contains cked, read/wri ping – Date of 0 ne BCD digits	for the month. the upper digit te. of the month D5 10 date.1 for the date of	Lower nibble co and operates fro D4	Date.3	Date 2	rates from 0 to gister is 1-12.  D1  Date.1 git and operate	9; upper  D0  Date.0  es from 0 to 9					
	Contains the nibble (one Battery-back Timekeep D7  O Contains the upper nibble read/write.	ne BCD digits bit) contains cked, read/wri bing – Date o  D6  0  ne BCD digits le contains the	for the month. the upper digit te. of the month D5  10 date.1 for the date of e upper digit and	Lower nibble co and operates fro D4 10 date.0 the month. Low	Date.3	Date 2	rates from 0 to gister is 1-12.  D1  Date.1 git and operate	9; upper  D0  Date.0  es from 0 to 9					
	Contains the nibble (one Battery-bac Timekeep D7  0 Contains the upper nibble read/write.  Timekeep Ti	bit) contains cked, read/wri bing – Date of the BCD digits  0  ne BCD digits le contains the bing – Day of the BCD digits	for the month. the upper digit te. of the month D5  10 date.1 for the date of upper digit and	D4  10 date.0 the month. Lowd operates from	D3 Date.3 er nibble conta 0 to 3. The ran	Date 2 ins the lower dige for the regis	D1 Date.1 git and operate ter is 1-31. Bat	9; upper  D0  Date.0  s from 0 to 9  tery-backed,					
	Contains the nibble (one Battery-back Timekeep D7  O Contains the upper nibble read/write.  Timekeep D7	ne BCD digits bit) contains cked, read/wri ping – Date  D6  0  ne BCD digits le contains the  ping – Day o  D6	for the month. the upper digit te. of the month D5  10 date.1 for the date of c upper digit and f the week D5	D4  10 date.0 the month. Lowd operates from	Date.3 er nibble conta 0 to 3. The ran	Date.2 ins the lower dige for the regis	D1 Date.1 git and operate ter is 1-31. Bat	Do Date.0 es from 0 to 9 tery-backed,					
	Contains the nibble (one Battery-back Timekeep D7  Contains the upper nibble read/write.  Timekeep D7  0	ne BCD digits bit) contains cked, read/wri ping – Date o  BCD digits  D6  0  ne BCD digits le contains the  Ding – Day o  D6  0	for the month. the upper digit te. of the month D5  10 date.1 for the date of c upper digit and of the week D5  0	D4  10 date.0 the month. Low d operates from  D4  0	Date.3 er nibble conta 0 to 3. The ran  D3 0	Date.2 ins the lower dige for the regis  D2 Date.2 ins the lower dige for the regis  D2 Day.2	D1 Date 1 git and operate ter is 1-31. Bat  D1 Day.1	Date.0 es from 0 to 9 tery-backed,  D0 Day.0					
	Contains the nibble (one Battery-back Timekeep D7  0 Contains the upper nibble read/write.  Timekeep D7  0 Lower nibble read/write.	ne BCD digits bit) contains cked, read/wri ping – Date o  Be BCD digits one BCD digits le contains the  Ding – Day o  D6  O  D8  D8	for the month. the upper digit te. of the month D5  10 date.1 for the date of e upper digit and the week D5  0 value that corre	D4  10 date.0 the month. Lowd operates from  D4  0 elates to day of t	Date.3 er nibble conta 0 to 3. The ran  D3  Ohe week. Day of	Date.2 ins the lower dige for the regis  D2 Date.2 ins the lower dige for the regis  D2 Day.2 of the week is a	D1 Date.1 git and operate ter is 1-31. Bat  D1 Day.1 ring counter the	Date.0  Date.0  Date.vectory-backed,  Do  Day.0  Day.0					
	Contains the nibble (one Battery-back Timekeep D7  O Contains the upper nibble read/write.  Timekeep D7  O Lower nibble from 1 to 7	ne BCD digits bit) contains cked, read/wri ping – Date  0 ne BCD digits le contains the  Ding – Day o  D6  0  0  0  0  0  1  1  1  1  1  1  1  1	for the month. the upper digit te. of the month D5  10 date.1 for the date of e upper digit and the upper digit and the upper digit are upper digit and the upper digit are upper digit.  O value that correct to 1. The user means the upper digit.	D4  10 date.0 the month. Low d operates from  D4  0	Date.3 er nibble conta 0 to 3. The ran  D3  Ohe week. Day of	Date.2 ins the lower dige for the regis  D2 Date.2 ins the lower dige for the regis  D2 Day.2 of the week is a	D1 Date.1 git and operate ter is 1-31. Bat  D1 Day.1 ring counter the	Date.0  Date.0  Date.vectory-backed,  Do  Day.0  Day.0					
05h	Contains the nibble (one Battery-back Timekeep D7  O Contains the upper nibble read/write.  Timekeep D7  O Lower nibble from 1 to 7 date. Battery	ne BCD digits bit) contains cked, read/wri ping – Date  D6  0  ne BCD digits le contains the  ping – Day o  D6  0  o  the ne belief of the contains a  of then returns to the returns to the returns to the contains the contains a  of the returns to the contains a	for the month. the upper digit te. of the month D5  10 date.1 for the date of e upper digit and of the week D5  0 value that correcto 1. The user mid/write.	D4  10 date.0 the month. Lowd operates from  D4  0 elates to day of t	Date.3 er nibble conta 0 to 3. The ran  D3  Ohe week. Day of	Date.2 ins the lower dige for the regis  D2 Date.2 ins the lower dige for the regis  D2 Day.2 of the week is a	D1 Date.1 git and operate ter is 1-31. Bat  D1 Day.1 ring counter the	Date.0  Date.0  Date.vectory-backed,  Do  Day.0  Day.0					
05h	Contains the nibble (one Battery-back Timekeep D7  O Contains the upper nibble read/write.  Timekeep D7  O Lower nibb from 1 to 7 date. Batter	ne BCD digits bit) contains cked, read/wri ping – Date of 0 ne BCD digits le contains the ping – Day of 0 of contains a diffen returns to ry-backed, rea ping – Hour	for the month. the upper digit te. of the month D5  10 date.1 for the date of e upper digit and for the week D5  0 value that corrector 1. The user mid/write.	D4  10 date.0 the month. Lowd operates from  D4  0 elates to day of thust assign mean	Date.3  er nibble conta 0 to 3. The ran  D3  D3  ohe week. Day oning to the day	Date 2 ins the lower dige for the regis  D2 Date 2 ins the lower dige for the regis  D2 Day 2 of the week is a value, as the day	D1 Date.1 git and operate ter is 1-31. Bat  D1 Day.1 ring counter they is not integra	Do Date.0 es from 0 to 9 tery-backed,  Do Day.0 at counts ated with the					
05h	Contains the nibble (one Battery-back Timekeep D7  0 Contains the upper nibble read/write.  Timekeep D7  0 Lower nibble from 1 to 7 date. Batter Timekeep D7	pe BCD digits bit) contains cked, read/wri ping – Date of 0 ne BCD digits le contains the bing – Day of 0 0 ble contains a 1 then returns t ry-backed, read bing – Hours D6	for the month. the upper digit te.  of the month D5  10 date.1 for the date of e upper digit and of the week D5  0 value that correcto 1. The user mid/write. S D5	D4  10 date.0 the month. Lowd operates from  D4  0 elates to day of the sassign mean	D3 Date.3 er nibble conta 0 to 3. The ran  D3 0 he week. Day oning to the day	D2 Date 2 ins the lower dige for the regis  D2 Day 2 of the week is a value, as the da	D1 Date.1 git and operate ter is 1-31. Bat  D1 Day.1 ring counter they is not integra	D0 Date.0 Do tery-backed, D0 Day.0 Day.0 Day tery with the					
05h	Contains the nibble (one Battery-back Timekeep D7  O Contains the upper nibble read/write.  Timekeep D7  O Lower nibble from 1 to 7 date. Batter Timekeep D7  O D Lower nibble from 1 to 7 date. Batter D7	pe BCD digits bit) contains cked, read/wri bing – Date of 0 ne BCD digits le contains the bing – Day of 0 ble contains a then returns to ry-backed, read 0 0 0	for the month. the upper digit te.  of the month D5  10 date.1 for the date of e upper digit and of the week D5  0 value that correcto 1. The user mod/write. s D5  10 hours.1	D4  10 date.0 the month. Lowd operates from  D4  0 elates to day of to nust assign mean  D4  10 hours.0	D3 Date.3 er nibble conta 0 to 3. The ran  D3 0 he week. Day coning to the day  D3 Hours.3	D2 Date.2 ins the lower dige for the regis  D2 Day.2 of the week is a value, as the da  D2 Hours2	D1 Date.1 git and operate ter is 1-31. Bat  D1 Day.1 ring counter they is not integra	D0 Date.0 s from 0 to 9 tery-backed,  D0 Day.0 nat counts ated with the  D0 Hours.0					
05h	Contains the nibble (one Battery-back Timekeep D7  0 Contains the upper nibble read/write.  Timekeep D7  0 Lower nibble from 1 to 7 date. Batter Timekeep D7  0 Contains the C	pe BCD digits bit) contains cked, read/wriping – Date of D6  0  0  0  0  0  0  0  0  0  0  0  0  0	for the month. the upper digit te.  of the month D5  10 date.1 for the date of e upper digit and of the week D5  0 value that correct to 1. The user mod/write. s D5  10 hours.1 of hours in 24-1	D4  10 date.0 the month. Lowd operates from  D4  0 elates to day of the must assign mean  D4  10 hours.0 hour format. Lowdour	D3 Date.3 er nibble conta 0 to 3. The ran  D3 0 he week. Day coning to the day  Hours.3 wer nibble conta	D2 Date.2 ins the lower dige for the regis  D2 Day.2 of the week is a value, as the da  D4 Hours2 tains the lower	D1 Date.1 git and operate ter is 1-31. Bat  D1 Day.1 ring counter they is not integra	D0 Date.0 s from 0 to 9 tery-backed,  D0 Day.0 nat counts nted with the  Hours.0 ntes from 0 to					
05h	Contains the nibble (one Battery-back Timekeep D7  0 Contains the upper nibble read/write.  Timekeep D7  0 Lower nibble from 1 to 7 date. Batter Timekeep D7  0 Contains the graph of Contains the 9; upper nibble supper nibble from 1 to 7 date.	be BCD digits bit) contains cked, read/wriping – Date of D6  0  0  0  0  0  0  0  0  0  0  0  0  0	for the month. the upper digit te.  of the month D5  10 date.1 for the date of e upper digit and of the week D5  0 value that correct to 1. The user mod/write. s D5  10 hours.1 of hours in 24-1) contains the u	D4  10 date.0 the month. Lowd operates from  D4  0 elates to day of to nust assign mean  D4  10 hours.0	D3 Date.3 er nibble conta 0 to 3. The ran  D3 0 he week. Day coning to the day  Hours.3 wer nibble conta	D2 Date.2 ins the lower dige for the regis  D2 Day.2 of the week is a value, as the da  D4 Hours2 tains the lower	D1 Date.1 git and operate ter is 1-31. Bat  D1 Day.1 ring counter they is not integra	D0 Date.0 s from 0 to 9 tery-backed,  D0 Day.0 nat counts nted with the  Hours.0 ntes from 0 to					
05h 04h	Contains the nibble (one Battery-back Timekeep D7  0 Contains the upper nibble read/write.  Timekeep D7  0 Lower nibble from 1 to 7 date. Batter Timekeep D7  0 Contains the graph of Contains the 9; upper nibble states of the proper nibble states of the p	be BCD digits bit) contains cked, read/wri bing – Date of  0  10  10  10  10  10  10  10  10  10	for the month. the upper digit te.  of the month D5  10 date.1 for the date of e upper digit and of the week D5  0 value that correcto 1. The user mod/write. S D5  10 hours.1 of hours in 24-1) contains the ute.	D4  10 date.0 the month. Lowd operates from  D4  0 elates to day of the must assign mean  D4  10 hours.0 hour format. Lowdour	D3 Date.3 er nibble conta 0 to 3. The ran  D3 0 he week. Day coning to the day  Hours.3 wer nibble conta	D2 Date.2 ins the lower dige for the regis  D2 Day.2 of the week is a value, as the da  D4 Hours2 tains the lower	D1 Date.1 git and operate ter is 1-31. Bat  D1 Day.1 ring counter they is not integra	D0 Date.0 s from 0 to 9 tery-backed,  D0 Day.0 nat counts nted with the  Hours.0 ttes from 0 to					
05h 04h	Contains the nibble (one Battery-back Timekeep D7  0 Contains the upper nibble read/write.  Timekeep D7  0 Lower nibble from 1 to 7 date. Batter Timekeep D7  0 Contains the graph of Contains the 9; upper nibble states of the proper nibble states of the p	be BCD digits bit) contains cked, read/wriping – Date of D6  0  0  0  0  0  0  0  0  0  0  0  0  0	for the month. the upper digit te.  of the month D5  10 date.1 for the date of e upper digit and of the week D5  0 value that correctors. The user mid/write. S D5  10 hours.1 of hours in 24-1) contains the upper digit and the	D4  10 date.0 the month. Low d operates from  D4  0 elates to day of the bust assign mean  D4  10 hours.0 hour format. Lopper digit and o	D3 Date.3 er nibble conta 0 to 3. The ran  D3 Ohe week. Day oning to the day  Hours.3 wer nibble conperates from 0	D2 Date 2 ins the lower dige for the regis  D2 Day 2 of the week is a value, as the da  D2 Hours2 tains the lower to 2. The range	D1 Date.1 git and operate ter is 1-31. Bat  D1 Day.1 ring counter they is not integral Hours.1 digit and operate for the register.	D0 Date.0 Date.0 Do ttery-backed,  D0 Day.0 Day.0 Date counts D0 Hours.0 D0 To tris 0-23.					
05h 04h	Contains the nibble (one Battery-back Timekeep D7  O Contains the upper nibble read/write.  Timekeep D7  O Lower nibble from 1 to 7 date. Batter Timekeep D7  O Contains the graph of the properties of the proper	ne BCD digits bit) contains cked, read/wri bing – Date of  0 ne BCD digits le contains the  le contains the  one BCD digits le contains a then returns the  ry-backed, read bing – Hours  one BCD value bble (two bits cked, read/wri bing – Minu  one BCD wing  one BCD value bble (two bits cked, read/wri bing – Minu  one BCD wing  one BCD value  bble (two bits cked, read/wri  one BCD wing  one BCD value	for the month. the upper digit te. of the month D5  10 date.1 for the date of e upper digit and of the week D5  0 value that correct to 1. The user mod/write. s D5  10 hours.1 of hours in 24-1) contains the upper digit and of the week D5  10 hours.1	D4  10 date.0 the month. Lowd operates from  D4  0 elates to day of the must assign mean  D4  10 hours.0 hour format. Lopper digit and o	D3 Date.3 er nibble conta 0 to 3. The ran  D3 0 he week. Day oning to the day  D3 Hours.3 wer nibble conperates from 0	D2 Date.2 ins the lower dige for the regis  D2 Day.2 of the week is a value, as the da  D2 Hours2 tains the lower to 2. The range	D1 Date.1 git and operate ter is 1-31. Bat  D1 Day.1 ring counter they is not integra  D1 Hours.1 digit and operate they is not integra	Do Date.0 es from 0 to 9 tery-backed,  Do Day.0 hat counts ated with the Hours.0 et s from 0 to 9 tery backed.					
06h 05h 04h	Contains the nibble (one Battery-back Timekeep D7  O Contains the upper nibble read/write.  Timekeep D7  O Lower nibble from 1 to 7 date. Batter Timekeep D7  O Contains the spread of t	ne BCD digits bit) contains cked, read/wri ping – Date of  0 ne BCD digits le contains the le contains the  one BCD digits le contains a then returns to ry-backed, read ping – Hours  ble BCD value bble (two bits cked, read/wri ping – Minu  D6  10 min.2	for the month. the upper digit te. of the month D5 10 date.1 for the date of e upper digit and of the week D5 0 value that correso 1. The user mod/write. s D5 10 hours.1 of hours in 24-1) contains the ute. tes D5 10 min.1	D4  10 date.0 the month. Lowd operates from  D4  0 elates to day of the nust assign mean  D4  10 hours.0 hour format. Lopper digit and o	D3 Date.3 er nibble conta 0 to 3. The ran  D3 Ohe week. Day oning to the day  D3 Hours.3 wer nibble conperates from 0  D3 Min.3	D2 Date.2 ins the lower dige for the regis  D2 Day.2 of the week is a value, as the da  D2 Hours2 tains the lower to 2. The range	D1 Date.1 git and operate ter is 1-31. Bat  D1 Day.1 ring counter the ry is not integrated for the register.  D1 Hours.1 digit and operate for the register.	Do Date.0 es from 0 to 9 tery-backed,  Do Day.0 nat counts ated with the  Do Hours.0 tes from 0 to 9					
05h 04h	Contains the nibble (one Battery-back Timekeep D7  O Contains the upper nibble read/write.  Timekeep D7  O Lower nibble from 1 to 7 date. Batter Timekeep D7  O Contains the 9; upper nil Battery-back Timekeep D7  O Contains the 9; upper nil Battery-back Timekeep D7  O Contains the 9 Contains	ne BCD digits bit) contains cked, read/wri bing – Date of 0 ne BCD digits le contains the le contains the one BCD digits le contains a then returns to ry-backed, read bing – Hours D6 0 ne BCD value bble (two bits cked, read/wri bing – Minu D6 10 min.2 ne BCD value	for the month. the upper digit te. of the month D5  10 date.1 for the date of e upper digit and of the week D5  0 value that correso 1. The user mad/write. s D5  10 hours.1 of hours in 24-1 ) contains the ute. tes D5  10 min.1 of minutes. Loof	D4  10 date.0 the month. Lowd operates from  D4  0 elates to day of the nust assign mean  D4  10 hours.0 hour format. Lopper digit and of the period of the	D3 Date.3 er nibble conta 0 to 3. The ran  D3 Ohe week. Day oning to the day  D3 Hours.3 wer nibble conperates from 0  D3 Min.3 ains the lower of	D2 Date.2 ins the lower dige for the regis  D2 Day.2 of the week is a value, as the day  D2 Hours2 tains the lower to 2. The range  Min.2 ligit and operate	D1 Date.1 git and operate ter is 1-31. Bat  D1 Day.1 ring counter they is not integrated for the register.  D1 Hours.1 digit and operate for the register.  D1 Min.1 es from 0 to 9;	Do Date.0 es from 0 to 9 tery-backed,  Do Day.0 nat counts ated with the  Do Hours.0 tes from 0 to 9					
05h 04h	Contains the nibble (one Battery-back Timekeep D7  O Contains the upper nibble read/write.  Timekeep D7  O Lower nibble from 1 to 7 date. Battery D7  O Contains the spread Contains the spread Timekeep D7  O Contains the spread Contains the contains the contains the contains the spread Contains the contains the spread Contains the contains th	ne BCD digits bit) contains cked, read/wri bing – Date of 0 ne BCD digits le contains the le contains the one BCD digits le contains a then returns to ry-backed, read bing – Hours D6 0 ne BCD value bble (two bits cked, read/wri bing – Minu D6 10 min.2 ne BCD value	for the month. the upper digit te. of the month D5  10 date.1 for the date of e upper digit and of the week D5  0 value that correso 1. The user mad/write. s D5  10 hours.1 of hours in 24-1 ) contains the ute. tes D5  10 min.1 of minutes. Loof	D4  10 date.0 the month. Lowd operates from  D4  0 elates to day of the nust assign mean  D4  10 hours.0 hour format. Lopper digit and o	D3 Date.3 er nibble conta 0 to 3. The ran  D3 Ohe week. Day oning to the day  D3 Hours.3 wer nibble conperates from 0  D3 Min.3 ains the lower of	D2 Date.2 ins the lower dige for the regis  D2 Day.2 of the week is a value, as the day  D2 Hours2 tains the lower to 2. The range  Min.2 ligit and operate	D1 Date.1 git and operate ter is 1-31. Bat  D1 Day.1 ring counter they is not integrated for the register.  D1 Hours.1 digit and operate for the register.  D1 Min.1 es from 0 to 9;	Do Date.0 es from 0 to 9 tery-backed,  Do Day.0 nat counts ated with the  Do Hours.0 tes from 0 to 9					
05h 04h	Contains the nibble (one Battery-back Timekeep D7  O Contains the upper nibble read/write.  Timekeep D7  O Lower nibble from 1 to 7 date. Battere Timekeep D7  O Contains the 9; upper nil Battery-back Timekeep D7  O Contains the contains the read/write.	ne BCD digits bit) contains cked, read/wri bing – Date of 0 ne BCD digits le contains the le contains the one BCD digits le contains a then returns to ry-backed, read bing – Hours D6 0 ne BCD value bble (two bits cked, read/wri bing – Minu D6 10 min.2 ne BCD value	for the month. the upper digit te. of the month D5  10 date.1 for the date of e upper digit and of the week D5  0 value that corresto 1. The user mod/write. s D5  10 hours.1 of hours in 24-1) contains the user model. te. tes D5  10 min.1 of minutes. Loves digit and oper	D4  10 date.0 the month. Lowd operates from  D4  0 elates to day of the nust assign mean  D4  10 hours.0 hour format. Lopper digit and of the period of the	D3 Date.3 er nibble conta 0 to 3. The ran  D3 Ohe week. Day oning to the day  D3 Hours.3 wer nibble conperates from 0  D3 Min.3 ains the lower of	D2 Date.2 ins the lower dige for the regis  D2 Day.2 of the week is a value, as the day  D2 Hours2 tains the lower to 2. The range  Min.2 ligit and operate	D1 Date.1 git and operate ter is 1-31. Bat  D1 Day.1 ring counter they is not integrated for the register.  D1 Hours.1 digit and operate for the register.  D1 Min.1 es from 0 to 9;	Do Date.0 es from 0 to 9 tery-backed,  Do Day.0 nat counts ated with the  Do Hours.0 tes from 0 to 9					

0	10 sec.2	10 sec.1	10 sec.0	Seconds.3	Seconds.2	Seconds.1	Seconds.0
Contains the	ne BCD value	of seconds. Lov	wer nibble conta	ins the lower d	ligit and operate	es from 0 to 9; i	upper nibble
contains th	e upper digit a	and operates fro	m 0 to 5. The ra	nge for the reg	ister is 0-59. Ba	attery-backed, r	ead/write.

01h	OSC/Contr	ol						
	D7	D6	D5	D4	D3	D2	D1	D0
	OSCEN	CALS	CAL5	CAL4	CAL3	CAL2	CAL1	CAL0
/OSCEN	/Oscillator Er	nable. When set	to 1, the oscill	lator is halted. V	When set to 0,	the oscillator	runs. Disablii	ng the
	oscillator can	save battery po	ower during sto	orage. On a pow	er-up without	battery, this	bit is set to 1.	
	Battery-backet	ed, read/write.						
CALS	Calibration si	gn. Determines	if the calibrati	ion adjustment	is applied as a	n addition to	or as a subtrac	tion from
	the time-base	. Calibration is	explained on p	age 7. Nonvola	tile, read/writ	e.		
CAL.5-0	These five bit	ts control the ca	alibration of the	e clock. Nonvol	atile, read/wr	ite.		

00h	Flags/Cont	rol						
	D7 D6 D5 D4 D3 D2 D1 D0							
	Reserved	CF	Reserved	Reserved	Reserved	CAL	W	R
CF	indicates a ne	rflow Flag. This ew century, suc- mation as needed.	h as going from	1999 to 2000	or 2099 to 210	00. The user s	hould record t	the new
CAL		1, the CAL/PF erates normally,						
W	updated value	Setting the W bes. Resetting the counters and re	e W bit to 0 car	uses the conten	ts of the time			
R	timekeeping counters and restarts the clock. Battery-backed, read/write.  Read Time. Setting the R bit to 1 copies a static image of the timekeeping core and place it into the user registers. The user can then read them without concerns over changing values causing system errors. The R bit going from 0 to 1 causes the timekeeping capture, so the bit must be returned to 0 prior to reading again.  Battery-backed, read/write.							
Reserved	Reserved bits	s. Do not use. S	hould remain s	et to 0.				

# **Two-wire Interface**

The FM31T37x employs an industry standard two-wire bus that is familiar to many users. This product is unique since it incorporates two logical devices in one chip. Each logical device can be accessed individually. Although monolithic, it appears to the system software to be two separate products. One is a memory device. It has a Slave Address (Slave ID = 1010b) that operates the same as a stand-alone memory device. The second device is a real-time clock and processor companion which have a unique Slave Address (Slave ID = 1101b).

By convention, any device that is sending data onto the bus is the transmitter while the target device for this data is the receiver. The device that is controlling the bus is the master. The master is responsible for generating the clock signal for all operations. Any device on the bus that is being controlled is a slave. The FM31T37x is always a slave device.

The bus protocol is controlled by transition states in the SDA and SCL signals. There are four conditions: Start, Stop, Data bit, and Acknowledge. The figure below illustrates the signal conditions that specify the four states. Detailed timing diagrams are shown in the Electrical Specifications section.




Figure 9. Data Transfer Protocol

#### **Start Condition**

A Start condition is indicated when the bus master drives SDA from high to low while the SCL signal is high. All read and write transactions begin with a Start condition. An operation in progress can be aborted by asserting a Start condition at any time. Aborting an operation using the Start condition will ready the FM31T37x for a new operation.

If the power supply drops below the specified VTP during operation, any 2-wire transaction in progress will be aborted and the system must issue a Start condition prior to performing another operation.

## **Stop Condition**

A Stop condition is indicated when the bus master drives SDA from low to high while the SCL signal is high. All operations must end with a Stop condition. If an operation is pending when a stop is asserted, the operation will be aborted. The master must have control of SDA (not a memory read) in order to assert a Stop condition.

# Data/Address Transfer

All data transfers (including addresses) take place while the SCL signal is high. Except under the two

conditions described above, the SDA signal should not change while SCL is high.

# Acknowledge

The Acknowledge (ACK) takes place after the 8<sup>th</sup> data bit has been transferred in any transaction. During this state the transmitter must release the SDA bus to allow the receiver to drive it. The receiver drives the SDA signal low to acknowledge receipt of the byte. If the receiver does not drive SDA low, the condition is a No-Acknowledge (NACK) and the operation is aborted.

The receiver might NACK for two distinct reasons. First is that a byte transfer fails. In this case, the NACK ends the current operation so that the part can be addressed again. This allows the last byte to be recovered in the event of a communication error.

Second and most common, the receiver does not send an ACK to deliberately terminate an operation. For example, during a read operation, the FM31T37x will continue to place data onto the bus as long as the receiver sends ACKs (and clocks). When a read operation is complete and no more data is needed, the receiver must NACK the last byte. If the receiver ACKs the last byte, this will cause the FM31T37x to

attempt to drive the bus on the next clock while the master is sending a new command such as a Stop.

#### Slave Address

The first byte that the FM31T37x expects after a Start condition is the slave address. As shown in figures below, the slave address contains the Slave ID, Device Select address, and a bit that specifies if the transaction is a read or a write.

The FM31T37x has two Slave Addresses (Slave IDs) associated with two logical devices. To access the memory device, bits 7-4 should be set to 1010b. The other logical device within the FM31T37x is the real-time clock and companion. To access this device, bits 7-4 of the slave address should be set to 1101b. A bus transaction with this slave address will not affect the memory in any way. The figures below illustrate the two Slave Addresses.

The Device Select bits allow multiple devices of the same type to reside on the 2-wire bus. The device select bits (bits 2-1) select one of four parts on a two-wire bus. They must match the corresponding value on the external address pins in order to select the device. Bit 0 is the read/write bit. A "1" indicates a read operation, and a "0" indicates a write operation.




Figure 10. Slave Address - Memory




Figure 11. Slave Address – Companion

# Addressing Overview - Memory

After the FM31T37x acknowledges the Slave Address, the master can place the memory address on the bus for a write operation. The address requires two bytes. This is true for all members of the family. Therefore the 4Kb and 16Kb configurations will be addressed differently from stand alone serial memories but the entire family will be upwardly compatible with no software changes.

The first is the MSB (upper byte). For a given density unused address bits are don't cares, but should be set to 0 to maintain upward compatibility. Following the MSB is the LSB (lower byte) which contains the remaining eight address bits. The address is latched internally. Each access causes the latched address to be incremented automatically. The current address is the value that is held in the latch, either a newly written value or the address following the last access. The current address will be held as long as VDD > VTP or until a new value is written. Accesses to the clock do not affect the current memory address. Reads always use the current address. A random read address can be loaded by beginning a write operation as explained below.

After transmission of each data byte, just prior to the Acknowledge, the FM31T37x increments the internal address. This allows the next sequential byte to be accessed with no additional addressing externally. After the last address is reached, the address latch will roll over to 0000h. There is no limit to the number of bytes that can be accessed with a single read or write operation.

# Addressing Overview – Temperature Compensated RTC & Companion

The RTC and Processor Companion operate in a similar manner to the memory, except that it uses only one byte of address. Addresses 00h to 18h correspond to special function registers. Attempting to load addresses above 18h is an illegal condition; the FM31 xxT37x will return a NACK and abort the 2-wire transaction.

#### **Data Transfer**

After the address information has been transmitted, data transfer between the bus master and the FM31T37x begins. For a read, the FM31T37x will place 8 data bits on the bus then wait for an ACK from the master. If the ACK occurs, the FM31T37x will transfer the next byte. If the ACK is not sent, the FM31T37x will end the read operation. For a write operation, the FM31T37x will accept 8 data bits from the master then send an Acknowledge. All data transfer occurs MSB (most significant bit) first.

# **Memory Write Operation**

All memory writes begin with a Slave Address, then a memory address. The bus master indicates a write operation by setting the slave address LSB to a 0. After addressing, the bus master sends each byte of data to the memory and the memory generates an Acknowledge condition. Any number of sequential

bytes may be written. If the end of the address range is reached internally, the address counter will wrap to 0000h. Internally, the actual memory write occurs after the 8<sup>th</sup> data bit is transferred. It will be complete before the Acknowledge is sent. Therefore, if the

user desires to abort a write without altering the memory contents, this should be done using a Start or Stop condition prior to the 8<sup>th</sup> data bit. The figures below illustrate a single- and multiple-writes to memory.




Figure 12. Single Byte Memory Write




Figure 13. Multiple Byte Memory Write

#### **Memory Read Operation**

There are two types of memory read operations. They are current address read and selective address read. In a current address read, the FM31T37x uses the internal address latch to supply the address. In a selective read, the user performs a procedure to first set the address to a specific value.

## Current Address & Sequential Read

As mentioned above the FM31T37x uses an internal latch to supply the address for a read operation. A current address read uses the existing value in the address latch as a starting place for the read operation. The system reads from the address immediately following that of the last operation.

To perform a current address read, the bus master supplies a slave address with the LSB set to 1. This indicates that a read operation is requested. After receiving the complete device address, the FM31T37x will begin shifting data out from the current address on the next clock. The current address is the value held in the internal address latch.

Beginning with the current address, the bus master can read any number of bytes. Thus, a sequential read is simply a current address read with multiple byte transfers. After each byte the internal address counter will be incremented.

Each time the bus master acknowledges a byte, this indicates that the FM31T37x should read out the next sequential byte.

There are four ways to terminate a read operation. Failing to properly terminate the read will most likely create a bus contention as the FM31T37x attempts to read out additional data onto the bus. The four valid methods follow.

- 1. The bus master issues a NACK in the 9<sup>th</sup> clock cycle and a Stop in the 10<sup>th</sup> clock cycle. This is illustrated in the diagrams below and is preferred.
- 2. The bus master issues a NACK in the 9<sup>th</sup> clock cycle and a Start in the 10<sup>th</sup>.
- 3. The bus master issues a Stop in the 9<sup>th</sup> clock cycle
- 4. The bus master issues a Start in the 9<sup>th</sup> clock cycle.

If the internal address reaches the top of memory, it will wrap around to 0000h on the next read cycle. The figures below show the proper operation for current address reads.

# Selective (Random) Read

There is a simple technique that allows a user to select a random address location as the starting point for a read operation. This involves using the first three bytes of a write operation to set the internal address followed by subsequent read operations.

To perform a selective read, the bus master sends out the slave address with the LSB set to 0. This specifies a write operation. According to the write protocol, the bus master then sends the address bytes that are loaded into the internal address latch. After the FM31T37x acknowledges the address, the bus master issues a Start condition. This simultaneously aborts the write operation and allows the read command to be issued with the slave address LSB set to a 1. The operation is now a read from the current address. Read operations are illustrated below.

# **Temperature Compensated RTC /Companion Write Operation**

All Temperature Compensated RTC and Companion writes operate in a similar manner to memory writes. The distinction is that a different device ID is used and only one byte address is needed instead of two. Figure 16 illustrates a single byte write to this device.

# Temperature Compensated RTC/Companion Read Operation

As with writes, a read operation begins with the Slave Address. To perform a register read, the bus master supplies a Slave Address with the LSB set to 1. This indicates that a read operation is requested. After receiving the complete Slave Address, the FM31T37x will begin shifting data out from the current register address on the next clock. Auto-increment operates for the special function registers as with the memory address. A current address read for the registers look exactly like the memory except that the device ID is different.

The FM31T37x contains two separate address registers, one for the memory address and the other for the register address. This allows the contents of one address register to be modified without affecting the current address of the other register. For example, this would allow an interrupted read to the memory while still providing fast access to an RTC register. A subsequent memory read will then continue from the memory address where it previously left off, without requiring the load of a new memory address. However, a write sequence always requires an address to be supplied.




Figure 14. Current Address Memory Read




Figure 15. Sequential Memory Read

Figure 16. Selective (Random) Memory Read




Figure 17. Byte Register Write

2- Although not required, it is recommended that A5-A7 in the Register Address byte are zeros in order to preserve compatibility with future devices.

# Addressing FRAM Array in the FM31T37x Family

The FM31T37x family includes 256Kb, 64Kb, 16Kb, and 4Kb memory densities. The following 2-byte address field is shown for each density.

Table 4. Two-Byte Memory Address

Part #			1 <sup>st</sup>	Addre	ess Byt	e					$2^{nd}$	Addr	ess B	yte		
FM31T378	х	A14	A13	A12	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
FM31T376	х	х	х	A12	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
FM31T374	х	х	х	х	Х	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
FM31T372	х	Х	Х	Х	Х	Х	Х	A8	A7	A6	A5	A4	A3	A2	A1	A0

# **Electrical Specifications**

**Absolute Maximum Ratings** 

Symbol	Description	Ratings
$V_{ m DD}$	Power Supply Voltage with respect to V <sub>SS</sub>	-1.0V to +7.0V
$ m V_{IN}$	Voltage on any signal pin with respect to V <sub>SS</sub>	-1.0V to +7.0V * and
		$V_{IN} \le V_{DD} + 1.0V **$
$V_{\mathrm{BAK}}$	Backup Supply Voltage	-1.0V to +4.5V
$T_{STG}$	Storage Temperature	-55°C to + 125°C
$T_{LEAD}$	Lead Temperature (Soldering, 10 seconds)	300° C
$V_{\mathrm{ESD}}$	Electrostatic Discharge Voltage	
	- Human Body Model (JEDEC Std JESD22-A114-B)	3kV
	- Charged Device Model (JEDEC Std JESD22-C101-A)	1kV
	Package Moisture Sensitivity Level	MSL-1

<sup>\*</sup> PFI input voltage must not exceed 4.5V.

**DC Operating Conditions** ( $T_A = -40^{\circ} \text{ C to} + 85^{\circ} \text{ C}$ ,  $V_{DD} = 2.7 \text{ V to} 5.5 \text{ V}$  unless otherwise specified)

Symbol	Parameter	Min	Тур	Max	Units	Notes
$V_{ m DD}$	Main Power Supply	2.7		5.5	V	7
$I_{DD}$	V <sub>DD</sub> Supply Current					1
	@ SCL = 100 kHz			500	μΑ	
	@ SCL = 400 kHz			900	μΑ	
	@ SCL = 1 MHz			1500	μΑ	
$I_{SB}$	Standby Current			150	μΑ	2
$V_{BAK}$	RTC Backup Supply Voltage	2.0	3.0	3.75	V	9
$I_{BAK}$	RTC Backup Supply Current			1	μΑ	4
$I_{BAKTC}$	Trickle Charge Current	80		1,000	μΑ	10
$V_{TP0}$	$V_{DD}$ Trip Point Voltage, $VTP(1:0) = 00b$		2.6		V	5
$V_{TP1}$	$V_{DD}$ Trip Point Voltage, VTP(1:0) = 01b		2.9		V	5
$V_{TP2}$	$V_{DD}$ Trip Point Voltage, VTP(1:0) = 10b	3.80	3.9	4.00	V	5
$V_{TP3}$	$V_{DD}$ Trip Point Voltage, VTP(1:0) = 11b	4.25	4.4	4.50	V	5
$V_{RST}$	$V_{DD}$ for valid /RST @ $I_{OL}$ = 80 $\mu$ A at $V_{OL}$					6
	$V_{BAK} > V_{BAK}$ min	0			V	
	$V_{BAK} < V_{BAK} \min$	1.6			V	
$I_{LI}$	Input Leakage Current			±1	μΑ	3
$I_{LO}$	Output Leakage Current			±1	μΑ	3
$V_{\rm IL}$	Input Low Voltage					
	All inputs except those listed below	-0.3		$0.3~\mathrm{V_{DD}}$	V	8
	CNT1-2 battery backed ( $V_{DD} < 2.5V$ )	-0.3		0.5	V	
	$CNT1-2 (V_{DD} > 2.5V)$	-0.3		0.8	V	
$V_{\mathrm{IH}}$	Input High Voltage					
	All inputs except those listed below	$0.7~\mathrm{V_{DD}}$		$V_{\rm DD} + 0.3$	V	
	PFI (comparator input)			3.75	V	
	CNT1-2 battery backed ( $V_{DD} < 2.5V$ )	$V_{\rm BAK} - 0.5$		$V_{BAK} + 0.3$	V	
X7	$CNT1-2 V_{DD} > 2.5V$	$0.7  \mathrm{V_{DD}}$		$V_{DD} + 0.3$	V	
$V_{OL}$	Output Low Voltage (I <sub>OL</sub> = 3 mA),	-		0.4	V	
V	FOUT, /INT, /RST	2.4			V	
V <sub>OH</sub>	Output High Voltage (I <sub>OH</sub> = -2 mA) Pull-up Resistance for /RST Inactive	2.4 50		400		
$R_{RST}$	run-up resistance for /RST mactive	30		400	ΚΩ	

<sup>\*\*</sup> The " $V_{\rm IN} < V_{\rm DD} + 1.0V$ " restriction does not apply to the SCL and SDA inputs which do not employ a diode to  $V_{\rm DD}$ . Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only, and the functional operation of the device at these or any other conditions above those listed in the operational section of this specification is not implied. Exposure to absolute maximum ratings conditions for extended periods may affect device reliability.

**DC Operating Conditions, continued** ( $T_A = -40^{\circ}$  C to  $+85^{\circ}$  C,  $V_{DD} = 2.7$ V to 5.5V unless otherwise specified)

Symbol	Parameter	Min	Тур	Max	Units	Notes
$R_{IN}$	Input Resistance (pulldown)					
	A1-A0 for $V_{IN} = V_{IL}$ max	20			ΚΩ	
	A1-A0 for $V_{IN} = V_{IH} \min$	1			$M\Omega$	
$V_{PFI}$	Power Fail Input Reference Voltage	1.175	1.20	1.225	V	
$V_{HYS}$	Power Fail Input (PFI) Hysteresis (Rising)		-	100	mV	

#### Notes

- 1. SCL toggling between  $V_{DD}$ -0.3V and  $V_{SS}$ , other inputs  $V_{SS}$  or  $V_{DD}$ -0.3V.
- All inputs at V<sub>SS</sub> or V<sub>DD</sub>, static. Stop command issued.
- 3.  $V_{IN}$  or  $V_{OUT} = V_{SS}$  to  $V_{DD}$ . Does not apply to A0, A1, PFI, or /RST pins.
- $V_{BAK} = 3.0 V$ ,  $V_{DD} < 2.4 V$ , oscillator running, CNT1-2 at  $V_{BAK}$ . /RST is asserted low when  $V_{DD} < V_{TP}$ . 4.
- 5.
- The minimum  $V_{\text{DD}}$  to guarantee the level of /RST remains a valid  $V_{\text{OL}}$  level.
- Full complete operation. Supervisory circuits, RTC, etc operate to lower voltages as specified.
- Includes /RST input detection of external reset condition to trigger driving of /RST signal by FM31 xxT37x.
- The  $V_{BAK}$  trickle charger automatically regulates the maximum voltage on this pin for capacitor backup applications.
- 10.  $V_{BAK}$  will source current when trickle charge is enabled (VBC bit=1),  $V_{DD} > V_{BAK}$ , and  $V_{BAK} < V_{BAK}$  max.

**AC Parameters** ( $T_A = -40^{\circ}$  C to  $+85^{\circ}$  C,  $V_{DD} = 2.7$ V to 5.5V,  $C_L = 100$  pF unless otherwise specified)

Symbol	Parameter	Min	Max	Min	Max	Min	Max	Units	Notes
$f_{SCL}$	SCL Clock Frequency	0	100	0	400	0	1000	kHz	
$t_{LOW}$	Clock Low Period	4.7		1.3		0.6		μs	
$t_{HIGH}$	Clock High Period	4.0		0.6		0.4		μs	
$t_{AA}$	SCL Low to SDA Data Out Valid		3		0.9		0.55	μs	
t <sub>BUF</sub>	Bus Free Before New Transmission	4.7		1.3		0.5		μs	
t <sub>HD:STA</sub>	Start Condition Hold Time	4.0		0.6		0.25		μs	
t <sub>SU:STA</sub>	Start Condition Setup for Repeated	4.7		0.6		0.25		μs	
	Start							,	
$t_{\rm HD:DAT}$	Data In Hold Time	0		0		0		ns	
$t_{SU:DAT}$	Data In Setup Time	250		100		100		ns	
$t_R$	Input Rise Time		1000		300		300	ns	1
$t_{\rm F}$	Input Fall Time		300		300		100	ns	1
t <sub>SU:STO</sub>	Stop Condition Setup Time	4.0		0.6		0.25		μs	
$t_{\mathrm{DH}}$	Data Output Hold (from SCL @ VIL)	0		0		0		ns	
$t_{SP}$	Noise Suppression Time Constant		50		50		50	ns	
	on SCL, SDA								

All SCL specifications as well as start and stop conditions apply to both read and write operations.

Frequency Characteristics ( $T_A = 25^{\circ} \text{ C}, V_{DD} = 3.3 \text{ V}, VBAK=3.0 \text{ V}$ )

Symbol	Para	Min	Тур	Max	Units	
FOUT	32.768kHz Clock Out	-	32,768		Hz	
f	Compensated Internal		32,768		Hz	
$\Delta f/f$	Frequency Stability	-0°C - +45°C			±3	ppm
	vs. temperature	-40°C - +85°C			±5	ppm

**Data Retention** ( $T_A = -40^{\circ} \text{ C to} + 85^{\circ} \text{ C}, V_{DD} = 4.0 \text{ V to } 5.5 \text{ V}$ )

Parameter	Min	Units	Notes
Data Retention	10	Years	

FM31T372/374/376/378-G RAMTRON


**Supervisor Timing** ( $T_A = -40^{\circ} \text{ C to} + 85^{\circ} \text{ C}, V_{DD} = 2.7 \text{ V to } 5.5 \text{ V}$ )

Symbol	Parameter	Min	Max	Units	Notes
$t_{ m RPU}$	/RST Active (low) after V <sub>DD</sub> >V <sub>TP</sub>	100	200	ms	
$t_{RNR}$	$V_{DD} < V_{TP}$ noise immunity	10	25	μs	1
$t_{VR}$	V <sub>DD</sub> Rise Time	50	-	μs/V	1,2
$t_{ m VF}$	V <sub>DD</sub> Fall Time	100	-	μs/V	1,2
$t_{\mathrm{WDP}}$	Pulse Width of /RST for Watchdog Reset	100	200	ms	
$t_{ m WDOG}$	Timeout of Watchdog	$t_{ m DOG}$	2*t <sub>DOG</sub>	ms	3
$f_{CNT}$	Frequency of Event Counters	0	10	MHz	

# Notes

- This parameter is characterized but not tested.
- Slope measured at any point on  $V_{DD}$  waveform.  $t_{DOG}$  is the programmed time in register 0Ah,  $V_{DD} > V_{TP}$  and  $t_{RPU}$  satisfied.

# /RST Timing



FM31T372/374/376/378-G

#### **AC Test Conditions**


Input Pulse Levels  $0.1 \ V_{DD}$  to  $0.9 \ V_{DD}$ 

Input rise and fall times 10 ns Input and output timing levels  $0.5 \text{ V}_{DD}$ 


# **Diagram Notes**

All start and stop timing parameters apply to both read and write cycles. Clock specifications are identical for read and write cycles. Write timing parameters apply to slave address, word address, and write data bits. Functional relationships are illustrated in the relevant data sheet sections. These diagrams illustrate the timing parameters only.


# **Equivalent AC Load Circuit**



# **Read Bus Timing**




# Write Bus Timing




FM31T372/374/376/378-G

# **Mechanical Drawing**

# 14-pin SOIC (JEDEC Standard)





# **Revision History**

Revision	Date	Summary
0.0	1/05/10	Initial release.
0.1	4/30/10	Change Mechanical dimension